FPGA Based Implementation of Cascaded Multi-level Inverter with Adjustable DC

DOI®doi.org/10.21276/ijre.2018.5.7.3

CITATION: Firouzkouhi, H. (2018). FPGA Based Implementation of Cascaded Multi-level Inverter with Adjustable DC. International Journal Of Research And Engineering, 5(7), 450-456. doi:10.21276/ijre.2018.5.7.3

Author(s): 1Hatef Firouzkouhi

Affiliation(s)1Atmospheric Science Department, University of Nevada, Reno, USA

Abstract:

In this paper, total harmonic distortion (THD) minimization problem for cascaded H-Bridge multilevel inverters (CHB-MLIs) with unequal DC sources is studied, which the DC voltage levels of CHB-MLI is considered to be dependent on switching angles. Two forms of variations are proposed for DC voltage, considering corresponding switching angles. A simplified THD formulation, independent from the DC voltage is presented. Both Homotopy method and Genetic Algorithm is applied for THD minimization using Selective Harmonic Elimination PWM (SHEPWM). The results show less THD results using GA. The simulation results are demonstrated by experiments on a seven-level inverter controlled by Xilinx SPARTAN3 FPGA (XC3S400-PQG208). The results show that switching angles for minimum THD can be considered constant for desired fundamental voltages.
Public Knowledge Project [ INDEXED LINK at index.pkp.sfu.ca ]



Figshare Research Platform [ INDEXED LINK at figshare.com ]

Indexed by other automated sites of Open Journal System under Public Knowledge Project http://pkp.sfu.ca/ojs
  • 1.4K
    Shares

http-www-ijre-org